Abstract-A miniaturized millimeter-wave substrate integrated waveguide (SIW) in IBM 130-nm digital CMOS process is presented in this paper. The footprint of the interconnect is reduced compared with previous works using the folding technique. A current-loop transition structure is proposed in this paper that is built inside the SIW interconnect and excites its TE 10 mode with minimal area overhead. A simulationbased comparison of T-FSIW and other planar transmission line structures reveals that the T-FSIW interconnect shows a much higher resonant quality factor. A prototype waveguide is designed and fabricated to operate with a cutoff frequency of 175 GHz. Furthermore, the current-loop excitation is optimized for the frequency range of 180-220 GHz. Simulation and experimental data are used to confirm the proposed interconnect approach.
I. INTRODUCTION
S CALING of CMOS devices over the past few decades has enabled the semiconductor industry to continue along a trend as predicted by Moore's law and meet the ever increasing demand for performance, power, and cost. While the speed of transistors benefits from scaling down the dimensions of individual devices, the performance and the intrinsic delay of the interconnects degrade with scaling due to the increase in resistivity of the interconnects and their contacts.
With the increase in the f T of transistors in advanced CMOS nodes, signal generation in the millimeterwave (mmWave) region has become possible [1] - [3] . Such advancement implies that transistors are now capable of operation at frequencies as high as hundreds of gigahertz, and therefore makes these frequency regions available in CMOS technology. RF-interconnects or bandpass interconnects, as the name suggests, transfer information at bandpass frequencies that requires up and down conversion circuits as opposed to transmission at baseband frequencies. Such interconnection scheme enables the data communication systems to utilize the higher ends of the frequency spectrum, and therefore increases the capacity and the efficiency of the communication channel. Since the data are upconverted with carrier frequencies of several tens of gigahertz, the link is immune from baseband noise. In addition, the use of multicarrier signaling over the same interconnect can increase the overall capacity of the channel in proportion to the number of carriers used [4] - [7] . Substrate integrated waveguides (SIWs) have been the subject of extensive research in the microwave community over the past decade [8] - [11] . Since SIW is a waveguide that is implemented inside a substrate material, it can be considered as a bridge between the low loss and high quality factor hollow metallic waveguides and the highly integrable planar transmission lines. Given that SIW can be used for implementing many different components of a communication system such as antennas, filters, and phase shifters on the one hand and the earlier discussion about the advancements in CMOS on the other hand, SIW can be a perfect candidate for an all system implementation in mmWave frequency range in CMOS.
While proved promising in printed circuit board (PCB) technologies, CMOS implementation of SIW faces the serious challenge of large footprint, which is of prime importance in CMOS technologies [12] . This paper addresses this issue using a folding technique that reduces the footprint of the interconnect and makes it more area efficient for all CMOS integration.
Another challenge for an efficient implementation of SIW in CMOS is to design a simple area-efficient transition structure that is required to couple the signal into the SIW interconnect. This paper presents a new transition structure with almost no additional area overhead. Here the transition structure excites the TE 10 mode of the SIW interconnect by forming a current loop inside the structure, which results in minimal exposure to the surrounding area. As a result, this transition structure would be ideally suited for an all CMOS integration environment where dense routing is used and large amount of crosstalk is expected.
Given the benefits of SIW and improvements of this work on its footprint and also the introduction of a transition structure with minimal area overhead that completely resides inside the interconnect, one of the best potential applications for the proposed solution in this paper can be 3-D IC integration as well. In such applications, the access to different layers of ICs is provided by vertical through silicon vias (TSVs) and direction of the propagation of the signal in circuits is perpendicular to that of TSV [13] - [15] , which is perfectly in line with current implementation.
A subset of this research, including only the cutoff frequency analysis and simulation results, was presented in [16] . This paper is organized as follows. Section II describes in detail the principle of the folded-SIW structure that has a symmetrical T-shaped fold, which in this paper is referred to as the T-shaped folded-SIW structure shortened to T-FSIW.
Comparison between the performance of T-FSIW and other widely used planar interconnects in CMOS technology is presented in this section. Section III presents the design equations for selecting the dimensions of the waveguide in terms of the desired cutoff frequency, characteristic impedance, and attenuation. Section IV describes the CMOS implementation of the T-FSIW structure and the current-loop transition technique. Some full-wave simulation results are provided throughout to motivate the discussion. Also in this section, the effect of CMOS process and temperature variation on the performance of the T-FSIW interconnect is investigated. Section V outlines the details of a full-wave electromagnetic simulation of the end-to-end T-FSIW interconnect and its transition structure, and provides the resulting transmission and reflection characteristics. Also shown in this section is a simplified lumpequivalent linear circuit model of the transmission behavior of the current-loop transition structure. Section VI provides the measurement results obtained from a fabricated T-FSIW structure in an IBM 130-nm CMOS process and comparisons with the full-wave simulated results are given. Finally, conclusions are drawn in Section VII.
II. FSIW
SIW is a new form of transmission line that has been popularized in the past few years. Its appeal is the fact that SIW enables the realization of low-loss metallic waveguides in PCB technologies. As shown in Fig. 1 , SIW consists of two overlapping metallic plates shown using contrasting colors that are joined using vertical metallic vias. The dimensions of the SIW structure are denoted by a width and length parameter. The width a of the SIW is defined as the distance between the two walls that are formed by the vias, and L denotes the transmission length.
Similar to metallic hollow waveguides, SIW is mainly used in its TE 10 mode of operation, whereby its transmission capability is defined by its cutoff frequency f c 10 . It has been shown through extensive research on the SIW [9] , [10] , [17] that the cutoff frequency of its TE 10 mode is inversely proportional to the width of the structure.
Turning our attention to the implementation of a SIW in a 130-nm CMOS process from IBM whose relative dielectric constant for the dielectric layer of SiO 2 is four, if one were to choose a cutoff frequency of 175 GHz, then the width of the SIW structure would be exceedingly large at 416 μm. Considering that silicon area is expensive and increases in value as one moves to smaller geometries, i.e., advanced technology nodes, the practicality of the SIW interconnect decreases. Different structures have been proposed in the literature to address the problem of large footprint of the SIW structure. In [18] , the half-mode SIW was proposed, which takes the advantage of the symmetry in the electromagnetic fields of the TE 10 mode and therefore only takes half the area of the SIW. Although this approach reduces the size of the interconnect to half, it comes at the price of unwanted coupling of the fringing fields to the outside of the interconnect. Another solution that has been widely used in rectangular waveguides is to reduce the cutoff frequency using a ridged waveguide as shown in Fig. 2(a) . Folding or stretching the effective width of the waveguide is another approach for reducing the footprint of the SIW, while keeping its cutoff frequency the same. Folding the interconnect can be done either symmetrically as shown in Fig. 2(b) or asymmetrically as shown in Fig. 2(c) .
The symmetrically FSIW is commonly referred to as the T-FSIW because it has a T-like look in its cross-sectional view [19] , [20] but is also known in the literature, albeit implemented as a metallic waveguide structure, as the single E-septum loaded waveguide [21] - [24] . The asymmetrically FSIW is referred to as the C-FSIW because it has C-like look [25] .
A comparison between the SIW and the three structures in Fig. 2 is presented in Table I . Here reduction ratio is defined as the width of each interconnect to the width of the SIW in the same IBM 130-nm process. As can be seen, C-FSIW structure is the most efficient one in terms of miniaturization but at the expense of losing the symmetry of electromagnetic fields, which makes the design of a transition structure more difficult. Hence, in this paper, T-FSIW is chosen since it gives a reasonable reduction in the area while maintaining the symmetry of the electromagnetic, which will be used later for designing the transition structures. It should be noted that, in order to make a fair comparison, all three structures are implemented using the IBM 130-nm process layers that are shown in Fig. 8(a) . Also, the same layers are used for forming the fold and ridge plates.
Another important comparison that should be made here is between the performance of the proposed interconnect in this paper and that of other commonly used interconnects in CMOS technology. The interconnects in this comparison are microstrip, coplanar waveguide (CPW), grounded CPW (GCPW), SIW, and T-FSIW. The performance metrics that are used here are the insertion loss in dB/mm and quality factor. According to the theory of the transmission lines [26] , the quality factor of a transmission line can be expressed as
where β and α are the propagation and attenuation constants, respectively. Here the method that is presented in [27] and [28] is used for calculating β and α. Since the transmission lines are usually studied with the assumption of being perfectly matched at both ends, their loss of energy through radiation is significantly smaller than their conductive and dielectric losses. On the other hand, when used as open-ended resonators, the quality factor of the planar transmission lines is severely reduced by radiation [29] . Therefore, in this paper, we compare the quality factor of (1) as well as the unloaded resonant Q of the transmission lines under study. The resonant Q of the planar transmission lines is measured on the unloaded λ/2 resonators that are made of each structure. For the SIW transmission lines, Q is measured on an unloaded TE 101 resonator. Fig. 3 shows a TE 101 T-FSIW resonator where the magnitude of the electric field is shown by color coded ISO-value surfaces. As can be seen, the fields conform to the folded nature of the structure and they clearly match the spatial distribution of the TE 101 mode by showing the maximum at the center of the cavity. All the models are built in IBM CMOS 130 nm, which is shown in Fig. 8(a) , and the simulations are done using ANSYS HFSS. The dimensions of the first three structures are chosen so that the resulting characteristic impedance is 50 . The information on the electrical characteristics of the materials such as loss tangent, conductivity, and dielectric constant is taken from the IBM CMOS 130-nm design kit and previously published data [30] .
Comparisons are made at two frequencies, 220 and 340 GHz. The choice of frequencies is relative to the cutoff frequency of the waveguide, which is 175 GHz in this case. The first frequency is close to f c and the second is close to 2 f c , which is the end of the frequency range for single mode operation. The comparison between the above-mentioned parameters of these interconnects and their resonance dimensions is presented in Table II . With the top metal layer thickness of 4μm and the substrate thickness of nearly 15 μm, IBM 130-nm CMOS process results in a very low loss 50-microstrip line. The simulation results that are presented in Table II have been verified against the results from ADS simulator and the model that is presented in [31] , which revealed a difference of at most 0.27 dB/mm to the results presented here. It should also be noted that the surface roughness of the metals is not considered in this paper. It can be seen that the insertion loss of the SIW is almost the same as other planar interconnects. It is also interesting to note that, contrary to planar transmission lines, as frequency increases, both insertion loss and quality factor of the SIW interconnects improve. Therefore, the quality factor of the SIW interconnects is lower than GCPW and microstrip at lower frequencies and becomes higher at the higher end of the frequency range. On the other hand, similar to the observations that are made in PCB implementations [32] , [33] , the resonant quality factor of the SIW and T-FSIW interconnects is much higher than that of the other interconnects. As can be seen in Table II , while providing superior insertion loss and quality factor, SIW interconnect suffers from a large footprint compared with its planar counterparts. It is for this reason that in this paper, T-FSIW is implemented as an attempt to reduce the foot print of the SIW at the price of increasing the insertion loss and lower quality factor. The following sections describe the procedure for designing the interconnect for a specific cutoff frequency, characteristic impedance, and attenuation in the IBM 130-nm CMOS process.
A. Cutoff Frequency
The first step in designing the T-FSIW interconnect is to find the dimensions of the waveguide for a desired cutoff frequency. Different numerical approaches have been proposed in the literature for solving this problem [21] - [23] , [34] , [35] . One of the most powerful and straightforward techniques for calculating the cutoff and resonant frequency of microwave structures is the transverse resonance method (TRM) [36] .
The same TRM-based approach that is presented in [37] is used here to find the cutoff frequency of the structure in Fig. 4(a) . The details of analysis are omitted here for brevity. The resulting values of f c as a function of s/a are shown in Fig. 5 as dashed lines, where d/b is taken as a single parameter. From our earlier discussion about the large width of the SIW interconnects in a CMOS process, one can expect that a would be on the order of a few hundreds of micrometers, whereas, on the other hand, the width of the connection between the fold and the bottom plate W , which is essentially the diameter of the via in a CMOS 130-nm process, is in the range of a few micrometers. Therefore, the effect of w/a is omitted in obtaining the curves of Fig. 5 . Also, since As is clearly evident, they agree extremely well. Therefore, one can easily conclude that using the TRM method with the assumptions that are mentioned earlier results in a very accurate calculation of the cutoff frequency.
B. Characteristic Impedance
Another important interconnect parameter is the characteristic impedance Z 0 . Characteristic impedance of a waveguide [23] can be defined in terms of the cutoff frequency f c , and the so-called wave impedance denoted by Z ∞ is expressed in the following manner:
The corresponding wave impedance Z ∞ for the T-FSIW structure implemented in a 130-nm CMOS process can be determined for different physical dimensions using first principles or a full-wave simulation. Here we use a full-wave simulation, as introducing additional theory will provide no new physical insight. The results for T-FSIW structure with dimensions similar to those used in the previous section are shown in Fig. 6 for different s/a and d/b values. Here the wave impedance was extracted using a power-current method [26] .
In order to determine the characteristic impedance Z 0 of the T-FSIW structure for a given set of dimensions, one uses the charts in Figs. 5 and 6 to determine f c and Z ∞ . These results are then substituted into (2) to find the corresponding Z 0 . 
C. Transmission Loss
Transmission loss or attenuation is another important parameter of any transmission line and, in general, is composed of two parts: dielectric loss and conductor loss. The former is due to finite conductivity of the insulator materials, and the latter is due to limited conductivity of the metals. In this design, the T-FSIW is formed within the SiO 2 , which has near zero conductivity. Therefore, the loss mechanism in T-FSIW is dominated by the conductive loss. Conductive loss, α c , in rectangular waveguides in the dominant TE 10 mode has the following form [26] :
where R s = (π f μ/σ ) 1/2 is the surface resistance of the conductor, σ is the conductivity of the metal, and f is the frequency. η = (μ/ ) 1/2 is the intrinsic impedance, and μ and are the permeability and permittivity of the dielectric material. Although the T-FSIW interconnect is still a waveguide interconnect that works in TE 10 mode, its cross section is different from a simple rectangular waveguide for which (3) holds. Therefore, either the formulas for α c of the T-FSIW have to be derived by solving the field wave equations in the T-FSIW structure or one can modify (3) to get a reasonable estimate of the conductive losses in T-FSIW interconnect. In this paper, we take the second approach.
As previously mentioned, the expected width of the T-FSIW interconnect is in the order of hundreds of micrometers whereas the thickness of the SiO 2 that is essentially the height of the interconnect is less than 20 μm. Hence, (3) can be simplified as follows:
In order to be applicable to T-FSIW interconnect, (4) is modified as follows: where b eq is defined as the height of a simple rectangular waveguide that has the same characteristic impedance and cutoff frequency as the T-FSIW. Using the charts of Fig. 5 , the width of such waveguide, a eq , will be
where k is equal to f c (a(μ ) 1/2 ). As mentioned before, in this paper, we use the power current definition of the characteristic impedance [26] for the waveguide that has the general form of (2). For a waveguide of the height of b eq and width of a eq , Z ∞ can be written as
Combining (5)- (7), α T −FSIW c will have the form of
where
As can be seen, ζ is the frequency-independent part of (8) that depends on the cross-sectional dimensions of the T-FSIW interconnect through its dependence on Z ∞ and has the unit of s/( m). Using the values of Fig. 6 for Z ∞ , the values of ζ are shown in Fig. 7 By looking at Figs. 5 and 7, one can conclude that from a design stand point, the choice of 0.5 ≤ d/b ≤ 0.7 is the best choice for simultaneously minimizing both the transmission loss and the area, especially toward the larger values of s/a that form the natural design pool for minimizing the area. The accuracy of the above formulation will be examined for the design case of this paper in the next section by comparing the results of (8) versus full-wave simulation results. 
IV. CMOS IMPLEMENTATION AND SIMULATION
This section will describe the implementation details of a T-FSIW in IBM 130-nm CMOS process with a cutoff frequency of 175 GHz. The discussion will consist of two parts. The first part will describe the implementation details related to the T-FSIW interconnect structure. The second part will describe the transition structure between the set of GSG probing pads to the T-FSIW interconnect structure. This structure serves the purpose of transforming the incoming wave from an external or off-chip source to the TE 10 mode of the T-FSIW structure. Fig. 8(a) shows the metal layer definition in the IBM 130-nm CMOS process. Fig. 8(a) also shows how the T-FSIW is formed using the available metal layers by presenting the side and cross-sectional views in Fig. 8(b) and (c). In Fig. 8(b) and (c), the aluminum and copper materials are shown in gray and dark orange colors, respectively, and the vertical vias that connect different metal layers are shown in brown boxes. The names of the metal layers as shown on the left-hand side of Fig. 8(a) are taken from the IBM 130-nm process documents. The T-FSIW structure is formed using the metal layers from M3 to MA. The fold layer is formed on the LY layer, and the E1 layer is used for making the stripline that is used in the current-loop transition structure.
A. T-FSIW Interconnect Structure
According to the CMOS 130-nm process documents, the thickness of the LY metal layer that corresponds to the fold plate thickness parameter t is equal to 0.46 μm, the distance between metal layers M3 and MA is 15.26 μm that corresponds to our parameter b representing the distance between the bottom and top plates, and the distance between the fold and top plates formed by metal layers LY and MA is 11 μm corresponding to parameter d. The diameter of the vias between the various layers is equal to 1μm. As the T-FSIW structure requires six parameters to fully describe it on a per length basis, we are left with two unknowns, a and s. The ratio s/a represents an area efficiency factor, i.e., the larger the value, the smaller the silicon footprint that is required for a given cutoff frequency. However, setting it too close to unity will force the characteristic impedance Z 0 of the transmission line to zero (see Fig. 6 ). As a compromise, a value of 0.9 will be selected for s/a, while maintaining a more practical characteristic impedance that can be more easily matched to a standard impedance of 50 .
Using the charts of the previous section with s/a = 0.9 and d/b ≈ 0.7, one will find f c (a(μ ) 1/2 ) = 0.34; thus, with a desired cutoff frequency of 175 GHz, one finds a = 285 μm and s = 259 μm. The physical dimensions of the T-FSIW are now known. In order to verify the parameter selection, a fullwave simulation was performed. The results of the simulations are shown in Fig. 9 . In Fig. 9(a) , the propagation constant of the T-FSIW structure is shown. Here one sees that the interconnect has a cutoff frequency of 175 GHz, confirming the theory presented earlier. Fig. 9(b) shows the characteristic impedance of the same structure as obtained from simulation. This is compared with the theoretical behavior when Z ∞ is equal 4 . As can be seen, the behavior follows that predicted by (2) .
Also shown in Fig. 9(c) is the attenuation constant of the designed T-FSIW that is obtained from (8) as well as the one that is obtained from full-wave simulations. It is clear that (8) gives a reasonable accuracy of less than 0.5 dB difference compared with full-wave simulations. It can be seen that, as the frequency approaches the cutoff frequency, the difference between the results of full-wave simulations and that of (8) increases. This is an expected behavior because at near cutoff frequencies, although still small, the nominator of (3) that was omitted to get (8) becomes more significant.
Here it should be noted that the top metal plate of the T-FSIW structure is formed on the MA layer and is continuous in formation. However, the bottom metal plate is made on the M3 layer and requires slots to be introduced in it along the length of the interconnect. These are necessary to comply with DRC rules of the IBM CMOS process. The dimensions of these slots, which will be provided later in this paper, are very small compared with the minimum wavelength of interest in this paper, which is 1185 μm at 220 GHz. Therefore, the M3 layer is considered as uniform in our full-wave simulations.
Having continuous metal plates of few hundreds of micrometer width-as is the case with MA and LY layers in this design-does not violate any DRC rule in IBM 130-nm technology, but, as one moves toward the more advanced CMOS nodes, having continuous metal plates wider than few tens of micrometers is not feasible. Similar to how we addressed the same issue earlier with M3 layer, slots can be introduced in higher metal layers as well. This solution slightly increases the insertion loss because of the disturbance that slots introduce in the path of the current, which forces the current to travel longer distances to circumvent the slots. Table III shows the comparison between the insertion loss of a T-FSIW with a continuous MA and LY layers and a T-FSIW with slots on both of these layers. The slots in this comparison are of 10 μm by 10 μm size (minimum slot size allowable by DRC rules in most of the advanced CMOS nodes) and are 30 μm apart (widest continuous metal plate allowable by DRC rules in most of the advanced CMOS nodes). Also shown in Table III is the insertion loss of the SIW interconnect that is presented in [12] . The structure is a full-width SIW where slotting approach is used to avoid DRC errors. Using the dimensions that are provided in [12] , this structure is reconstructed and simulated in HFSS. As can be seen, its insertion loss is slightly lower than both continuous and slotted T-FSIW.
B. Effect of CMOS Process and Temperature Variation
As it is common with CMOS fabrication process and documented in IBM 130-nm design manual, the thickness of [12] the dielectric and metal layers can randomly change from their nominal value from die to die on the same wafer as well as from wafer to wafer. Also, the dielectric constant ( r ) of SiO 2 that is used as the insulator between metal layers in CMOS process experiences the same variation. Based on the IBM 130-nm documents, r and metal/dielectric thickness can vary over a range of ±10%. Our simulations show that this variation translates into ±10% change of cutoff frequency.
Given the large variation of cutoff frequency over the variation in process, care should be taken with regard to selecting the frequency of operation so that even at a process corner with highest cutoff frequency, the frequency band of interest is still well above the cutoff frequency. The temperature of a CMOS chip can see a large variation depending on the environment, mode of operation, and so on. Therefore, it is important to study the behavior of CMOS circuits and systems as a function of temperature. In the case of T-FSIW interconnect, the parameter that is subject to change as a result of temperature variation is the attenuation constant. Our full-wave simulations show that the attenuation constant can change up to 1 dB/mm for a temperature change from −40°C to 125°C, which is the accepted range for most of the industry applications.
C. Transition From GSG Probing Pads to T-FSIW
This section describes the design of the transition structure that takes an incoming wave from the GSG probing pads and transports it to the T-FSIW interconnect structure. Any transition structure has two distinct roles: 1) to excite the mode of interest associated with the T-FSIW structure and 2) to impedance match the source of the incoming wave to the T-FSIW structure. The physical dimension of the transition structure will depend on the wavelength of the incoming signal (λ) and differences in the impedance levels that have to be matched. The bigger the difference between the two impedances, the longer and smoother the transition structure should be in order minimize the reflection over the bandwidth of interest [38] .
Past developments on SIW transition structures have largely been focused on PCB-based technologies [20] , [38] - [41] , although one attempt was made at implementing SIW in CMOS [12] . As illustrated in [12] , the authors used a traditional tapered microstrip transition structure similar to those used in PCB technologies for connecting the signal from a GSG probe to the SIW structure in a 130-nm CMOS process. Although the exact dimensions of this structure are not given in this paper, one can estimate its dimensions from the microphotograph and the overall dimensions of the SIW interconnect (i.e., 560 μm × 590 μm), and conclude that the dimensions of the transition structure are approximately 900 μm × 590 μm. The results showed good electrical signaling performance although the transition structure required a significant area for implementation.
1) Current-Loop Excitation Method:
In this paper, a more area-efficient design of the transition structure will be given. Fig. 10(a) illustrates the traditional tapered microstrip transition structure together with the GSG probing pads on one end of the SIW interconnect. The signal pad is connected to the microstrip that is tapered out and eventually connects to the SIW. Ground pads are connected to the ground metal layer using vias between the top and the bottom metal layers. The tapered transition region in Fig. 10(a) is shown for a regular SIW interconnect while designing a tapered transition for a T-FSIW is more complex and requires more area as it must accommodate the transition structure on the folding layer as well [20] . Rather than going in this direction, a different approach is taken in this paper.
The proposed transition structure between the T-FSIW interconnect and the GSG probing pads is shown in Fig. 10(b) . The middle conductor of the CPW is where the signal pin of the GSG connects and the top metal layer of the interconnect is where the connection to the ground pins is made. The center conductor of the short CPW line connects to a stripline that is formed on the lower metal layer. The stripline extends along the length of the interconnect and connects to the top metal layer at its end using the metallic vias that are shown in orange. Therefore, the current that leaves the signal pad returns to the ground pins by traveling along the short CPW section and the stripline, and coming back on the top metal layer. Given the path of the current as explained, a loop forms that creates magnetic fields that couple into the T-FSIW structure and therefore excite the TE 10 mode. As can be seen from Fig. 10(b) , the entire current-loop structure resides within the T-FSIW interconnect. Therefore, it is less prone to cross talk and coupling from external electromagnetic fields while posing minimal area overhead to the interconnect. The side and crosssectional views of the T-FSIW are shown in Fig. 8(b) and (c), respectively. Here the metal layers MA and M3 form the top and bottom layers of the T-FSIW interconnect, the fold is formed from metal layer LY, and the stripline is formed from the E1 metal layer between the LY and MA metal layers.
2) Metal Layers of the T-FSIW:
The transition structure is composed of three main parts: touch-down pad interface, CPW transmission line, and the embedded stripline section. The dimensions of the transition structure are illustrated in Fig. 11 where a top view of the transition structure for separate metal layers is shown. The top metal layer MA shown in Fig. 11(a) consists of the touch-down pad interface dimensions, CPW transmission line dimensions, and the vias locations extending downward to the stripline metal layer below. Two vias were used to connect to the front-end stripline and four on the back-end. Fig. 11(b) illustrates the dimensions of the stripline on the E1 layer, and Fig. 11(c) shows the width dimension of a portion of the folding layer on the LY metal layer. The length of the fold is set equal to the overall length of the interconnect. The bottom-most layer of the T-FSIW structure, which is not part of the transition structure, is a slotted sheet of metal on the M3 layer of the stack-up that mirrors the outer dimensions of the top-most MA metal layer. Its dimensions are illustrated in Fig. 11(d) . To remind the reader, the purpose of the slots in the bottom-most metal layer is to satisfy DRC rules of the CMOS process. The dimensions of these slots are listed in Table IV and, as mentioned earlier, are much smaller than the minimum wavelength of interest in this design.
For this paper, a T-FSIW interconnect structure is to be built with a cutoff frequency of 175 GHz. The dimensions of the T-FSIW interconnect are described in Section IV-A where the distance between the sidewalls made from the vias is to be 285 μm (physical width of the waveguide structure) and the width of the fold metal layer is to be 259 μm. The length of the interconnect is set at 1 mm. The dimensions of the transition structure can be listed in Table IV . These dimensions were obtained by optimizing the reflection and transmission (S 11 and S 21 ) of the structure including the effect of the pad. The initial value for the length of the stripline is to set at λ/4 of the highest frequency of interest in order to get the maximum current density at the end of the stripline where it is shorted to the top metal. Also, since the physical length of the stripline is fixed, this selection ensures that at lower frequencies, where the electrical length of the stripline becomes shorter, the input impedance looking from the signal pad remains largely inductive. This inductive input impedance is desirable because it cancels the large capacitive loading of input pads. In this case, the stripline length was set to 150 μm. The total length of the transition structure is composed of the length of the pad, stripline and the CPW section, and the spacing between the pad and the shorted end of the interconnect. This together makes the length of this transition equal to 250 μm, which is almost one-fourth of the design of [12] .
3) Full-Wave Simulations: A full-wave HFSS simulation was performed on the front-end of the overall structure, and the corresponding magnetic fields are shown in Fig. 12 . Referring to the color coding on top of Fig. 12 , one can clearly see that strong magnetic fields are formed near the outer via that acts as short circuit between the stripline and the top layer of the T-FSIW structure in the current loop. Since the current loop is placed in the middle of the interconnect where the maximum of the transverse electromagnetic fields of the TE 10 mode happen [36] , the magnetic fields of the currentloop transition structure align with those of TE 10 mode of the T-FSIW interconnect. Therefore, as can be seen, these fields gradually transform into the magnetic fields of the T-FSIW structure and excite its dominant mode.
Since the interconnect is designed for operation within the G band (140-220 GHz), the transition structure is optimized for having a bandwidth from 180 to 220 GHz. Fig. 13 shows the S 11 and S 21 S-parameters of a two-port structure that is formed between the GSG pads and a cross section of the T-FSIW structure that is 250 μm away from the GSG probe point as determined by an HFSS full-wave simulation. As can be seen, the S 21 parameter has a constant attenuation of about 1 dB from 180 to 220 GHz and the reflection coefficient S 11 is less than −15 dB over the same range of frequencies. For all intents and purposes, this transition structure is doing an Finally, in order to compare the performance of our proposed transition to that of Fig. 10(a) , a tapered microstrip transition structure for a SIW with f c of 175 GHz was designed. The transition structure is similar to what is proposed in [12] and is designed to have S 11 less than −15 dB across the frequency range of 180-220 GHz. The results are presented in Table V . Here, the insertion losses of both transition structures as well as their dimensions are presented. The insertion loss for the tapered microstrip is measured between the GSG probe and a port at the end of the tapered line. For the current loop, the measurement is done between the GSG probe and a waveguide port at the cross section of T-FSIW where the current-loop transition structure ends. The length and width of the current-loop transition structure is 250 μm × 25 μm, whereas for the tapered microstrip transition structure, they are 1000 μm × 75 μm. Here the width of the tapered microstrip line was measured at its widest section. Clearly, it can be seen from Table V that the current-loop transition structure reduces the length and the width of the transition structure by one-fourth and one-third, respectively, and at the same time, improves the insertion loss by 0.6 dB.
V. PAD-TO-PAD SIMULATION AND CURRENT-LOOP MODEL

A. Pad-to-Pad Full-Wave Simulation
The interconnect together with the probing pads is simulated using the full-wave simulator, ANSYS HFSS, and the results are presented in this section. The metal stack-up of the IBM 130-nm CMOS process is shown in Fig. 14(a) . Fig. 14(b) shows the front view of the T-FSIW interconnect, and Fig. 14(c) shows its side view. The current-loop transition structure is included in Fig. 14(b) and (c) and is shown on both ends in Fig. 14(c) together with the signal pads.
The GSG probe pitch is 100 μm, and a 10-μm gap is observed between the signal pad and its surrounding metal on the top layer. The end-to-end length of the interconnect is 1 mm. The remaining dimensions are shown in Fig. 14(a)-(c) . Fig. 16 shows the S-parameters of the structure shown in Fig. 14(c) . As shown, S 11 of lower than −15 dB is achieved from 180 to 220 GHz, which is the targeted frequency range of this design. As expected, S 21 shows high insertion loss near the cutoff frequency and reaches −4 dB at higher frequencies. This insertion loss is deemed reasonable for justifying an experimental confirmation.
B. Circuit Simulator Model
A lumped model for the transition structure is presented in this section so that together with the built-in models of waveguides, it could be used as a replacement for the S-parameters in circuit simulators such as Agilent's ADS simulator. A variant of this model was first presented in [42] for PCB technology implementation and is modified here to better represent the frequency behavior of current-loop transition structure in CMOS. The reason for developing a lumped circuit model is to make it easier for circuit simulators to find the dc solution of the entire system. Regardless of the frequency of operation of the system or circuit, circuit simulators first solve the system at dc to find the dc operating points of each of the components. Given the frequency range of this work and the fact that SIW interconnects in general are bandpass or high-pass structures, their S-parameter representation does not include zero frequency. As a result, when included in a larger system, they pose great difficulty for simulators to find a dc solution. On the other hand, S-parameters' simulations and measurements are always done on a finite number of frequencies. Hence, the accuracy of the results always becomes questionable when it comes to integrated system simulations, mostly in time domain. The easiest way to help the simulators with this issue is to either increase the number of frequency points or tighten the accuracy parameters of the simulator. Both of which prove to be inefficient solutions from the simulation time standpoint. Given that the dc conditions of the lumped elements can be easily calculated and they do not have the issue of discrete frequency points, replacing the S-parameters with such models avoids convergence issues and reduces the simulation time. Lumped-element circuit model for the current-loop transition structure of the T-FSIW interconnect. For the specific case of a 1-mm-long T-FSIW interconnect realized in the IBM 130-nm CMOS process, the model parameters are C pad =17.6 fF,
.43 , and n=0.6. Fig. 16 . Comparison of the S-parameters of a 1-mm-long T-FSIW interconnect from end to end as predicted by the circuit model of Fig. 15 and that corresponding to a full-wave simulation.
The lumped-element model of the current-loop transition structure is shown in Fig. 15 . The model in [42] is expanded here to include a short-circuited stub at the output port of the transition structure and a shunt capacitor C st between the top metal and the stripline layer. The stub and shunt capacitor better model the propagation behavior of the electromagnetic fields through this transition structure. Vias are modeled as a series resistance and inductance, R v and L v . Parameters C1 and C2 represent the fringing capacitance at the ends of the stripline. Parameter C gap represents the capacitor that forms between the CPW center conductor and the grounded toplevel metal layer. This capacitor, as mentioned in [42] , has a significant effect on the performance of the transition structure. The stripline is modeled by a transmission line RLC model. The transformer is modeling the magnetic coupling between the stripline and the output of the transition structure.
The T-FSIW is modeled using the built-in rectangular waveguide element in ADS, and the current-loop transition structure is represented by the model in Fig. 15 . The ADS software does not have a set model for the T-FSIW element, but it has models of rectangular waveguides. In order to use these models to represent the T-FSIW interconnect, as it is already mentioned in Section II, this interconnect can be approximated by a rectangular waveguide element of effective width and height given by (6) and (7) . Since these formulas are approximate, the user can adjust these parameters slightly to bring the cutoff frequency of the interconnect to its desired value. Fig. 16 shows the full-wave simulation results of the end-to-end interconnect as well as that predicted by the lumped-equivalent model. The interconnect structure is the same as Fig. 14 
VI. MEASUREMENTS AND COMPARISON
The T-FSIW interconnect system involving the end-to-end transitions to the GSG probe pad was fabricated in the IBM 130-nm CMOS process as shown in Fig. 11 . The dimensions of the end-to-end interconnect are listed in Fig. 14. The dimensions of the current-loop transition structure at each end of the waveguide are given in Table IV. A microphotograph of the fabricated IC is shown in Fig. 17(a) . At the center of the IC is the T-FSIW waveguide structure together with four separate calibration structures as highlighted. The remaining structures seen in the microphotograph are not part of this experiment and will not be described further. It should be noted here that, although the calibration structures are present in the IC layout, the measurement results that are provided here are based on calibrating the network analyzer at the probe tips so that the effect of transition structures is presented. Fig. 17(b) shows the measurement setup that includes the Agilent's mmWave PNA-X network analyzer with network analyzer extenders "VNA Extender -VDI Model: WR5.1-VNAX" from Virginia Diodes. Also shown in the inset of Fig. 17 is a magnified view of the connections between the extenders and waveguide adapter to the probes.
The measured data in terms of the S 11 and S 21 parameters are shown in Fig. 18 over the frequency range from 175 to 220 GHz. Superimposed on these results are the end-to-end full-wave HFSS simulation results seen previously in Section V. As can be seen, the simulation and measurement results show a reasonably good match in the passband region of the waveguide structure. In the case of the S 21 parameter, the largest difference between measured and simulated behavior is no more than 2.5 dB at 180 GHz. The S 11 parameter shows a bigger difference between the measured and simulated data, although they both show similar rippling behavior, i.e., notches appear at similar frequencies. The underlying reason for this difference in S 11 is attributed to the network analyzer calibration. Another reason for the deviation could be due to process variation, as described earlier in this paper. The simulation results throughout this paper are done using the typical values for the thickness of the metal and dielectric layers while it is unclear which combination of these values actually holds true for the device under test. Regardless, a return loss of no larger than −12 dB is an acceptable quantity as an "off-to-on-chip" interconnect.
A comparison between this paper and previously published work is presented in Table VI . Here data related to the cutoff frequency, insertion loss, and the physical dimensions are given. As can be seen, the cutoff frequency of the SIW in [12] (143 GHz) is lower than that of our implementation (175 GHz). Therefore, it is expected that the width of the SIW to be larger by design. If one were to make the SIW to have f c = 175 GHz, then the width of SIW would become equal to 416 μm. Nonetheless, using the T-FSIW structure instead of plain SIW significantly reduces the interconnect footprint (i.e., area). As can be seen, the proposed solution significantly saves silicon area while showing only 0.06-dB/mm degradation in loss of the SIW section when compared with [12] .
VII. CONCLUSION
A T-folded SIW in mmWave frequency range in IBM 130-nm CMOS process is presented in this paper. Design formulas as well as practical details of implementing the interconnect in advanced CMOS technologies are discussed. Comparisons between different structures and implementation approaches are presented and discussed. The application of an innovated transition structure that resides inside the interconnect together with the folding technique results in a 30% area reduction compared with previous attempts in CMOS implementation of SIWs. Quality factor of the resonant structure made of T-FSIW was compared with conventional CMOS interconnects, which shows superior performance of the T-FSIW structure. Full-wave simulations illustrate that the interconnect can undergo a ±10% shift in its cutoff frequency, but still maintain reasonable levels of signal transmission. As a means of demonstration, an interconnect with a nominal cutoff frequency of 175 GHz was designed in a 130-nm CMOS process technology using the proposed technique. Measurements made over a frequency range of 175-220 GHz confirm the validity of method. To aid SPICE-like simulations often performed by circuit designers, a lump-equivalent electrical model of transmission behavior was also provided.
